276
reputation
8 views
discussion user
network profile

Registered User

name Marty
member for 2 years
seen Dec 15 '12 at 1:26
website
location IE
age 36
I'm an IC Digital Design Engineer working in Ireland. I code:
  • RTL in verilog
  • Testbenches in verilog or systemverilog, with a sprinkling of DPI'd C routines for good measure
  • Various scripts in Python, bash and if I have to, Perl

In my spare time, I dabble in PIC and Arduino projects. I've also been known to write tiny GUI programs with Python&[wxPython|pyGTK]

0

Proposals


0

Current Commitments


0

Fulfilled Commitments


1

Followed

49
followers

Logic Design

For site of Q&A for FPGAs, ASICs, Programmable Logic and correlated fields. All experience levels are welcome...
define
commit
beta

1

Example Question


10

Votes Cast

10 up

0 down