276
reputation
4 views
discussion user
network profile

Registered User

name Marty
member for 1 year
seen Dec 5 '11 at 23:27
website
location IE
age 34
I'm an IC Digital Design Engineer working in Ireland. I code:
  • RTL in verilog
  • Testbenches in verilog or systemverilog, with a sprinkling of DPI'd C routines for good measure
  • Various scripts in Python, bash and if I have to, Perl

In my spare time, I dabble in PIC and Arduino projects. I've also been known to write tiny GUI programs with Python&[wxPython|pyGTK]

0

Proposals


2

Current Commitments

176
days

Signal Processing

For practitioners of the art and science of signal, image and video processing.
define
commit
public beta
197
committed

Logic Design

For FPGA users and FPGA-based system designers of all experience levels.
define
commit
beta

0

Fulfilled Commitments


0

Followed


1

Example Question


10

Votes Cast

10 up

0 down