Area 51 » Tim
|
Registered User
|
Professional ASIC engineer with experience in RTL design, Verilog, synthesis, power, and timing issues on billion+ gate ICs. Other hobbies include:
Personal released projects:
|
network profile
| 0 |
Proposals |
| 0 |
Current Commitments |
| 0 |
Fulfilled Commitments |
| 0 |
Followed |
| 3 | Votes Cast |
1 up
2 down
